



GWS8405P - Single P-Channel 1.8V Specified MicroSURF™

General Description

Great Wall Semiconductor's new low cost, state of the art MicroSURF™ lateral MOSFET process technology in chipscale bondwireless packaging minimizes PCB space and $R_{DS(ON)}$ plus provides an ultra-low $Q_g \times R_{DS(ON)}$ figure of merit.




Features

- -4.9A, -12V $R_{DS(ON)} = 50m\Omega$ at -4.5 Volts
- -4.4A, -12V $R_{DS(ON)} = 70m\Omega$ at -2.5 Volts
- -4.0A, -12V $R_{DS(ON)} = 90m\Omega$ at -1.8 Volts
- Low profile package: less than 0.8mm height when mounted on PCB.
- Occupies only 2.25 mm² of PCB area. Less than 25% of the area of a SSOT-6.
- Excellent thermal characteristics.

MicroSURF™ for Load Switching and PA Switch

Patent Pending



Bump Side View

Absolute Maximum Ratings

$T_A=25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Ratings	Units
V_{DSS}	Drain-Source Voltage	-12	V
V_{GSS}	Gate-Source Voltage	+8	V
I_D	Drain Current	- Continuous	-4.9
		- Pulsed	-10
PD	Power Dissipation (Steady State)	1.5	W
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$


Thermal Characteristics


$R_{\theta JR}$	Thermal Resistance, Junction-to-Balls	12	$^\circ\text{C/W}$
-----------------	---------------------------------------	----	--------------------


Electrical Characteristics


TA=25°C unless otherwise specified


Symbol	Parameter	Test Condition	Min	Typ	Max	Units
$V_{(BD)SS}$	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=-250\mu A$			-12	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=-12V, V_{GS}=0V$			-1	μA
	Zero Gate Voltage Drain Current	$V_{DS}=-12V, V_{GS}=0V, T=70^\circ C$			-5	μA
I_{GSS}	Gate-Body Leakage	$V_{GS}=\pm 8V, V_{DS}=0V$			± 100	nA
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=-250\mu A$		-0.7		V
$r_{DS(on)}$	Drain-Source On-State Resistance	$V_{GS}=-4.5V, I_D=-1A$			50	m Ω
	Drain-Source On-State Resistance	$V_{GS}=-2.5V, I_D=-1A$			70	m Ω
	Drain-Source On-State Resistance	$V_{GS}=-1.8V, I_D=-1A$			90	m Ω
C_{iss}	Input Capacitance	$V_{DS}=-12V, V_{GS}=0V, F=1MHz$		800		pF
C_{oss}	Output Capacitance	$V_{DS}=-12V, V_{GS}=0V, F=1MHz$		250		pF
C_{rss}	Reverse Transfer Capacitance	$V_{DS}=-12V, V_{GS}=0V, F=1MHz$		100		pF
Q_g	Total Gate Charge	$V_{GS}=-4.5V, I_D=-1A, V_{DS}=-6V$		9.0		nC
V_{SD}	Diode Forward Voltage	$I_S=-1A, V_{GS}=0V$		-0.71		V
t_{rr}	Source-Drain Reverse Recovery Time	$I_S=-1A, V_{GS}=0V, di/dt=100A/\mu s$		40		ns



























Dimensional Outline and Pad Layout



LAND PATTERN
 RECOMMENDATION




BACKSIDE VIEW (No Bump Side View)
 Mark on backside of die
 E = 8405P Product Code
 XXXX = Date/Lot Traceability Code
 Mark is located in lower right quadrant
 on top of Source pad. Gate pad is located
 in lower left quadrant.



Bumps are Lead Free solder 96.8 Sn / 2.6 Ag / 0.6 Cu

GWS8405P Thermal Resistance Analysis

GWS8405P Die Top View - transparent view for clarity.



FR4 Board modeled as 1.6mm Thick with 2 oz. Copper (0.0712mm) plane for Drain, Source and Gate Pads

Finite Element Model:


- Linear Thermal elements. Combination of tetrahedrals, 6 noded prisms and 8 noded bricks
- Heat Transfer conditions:
 - Bottom of FR4 board constrained to 25 degrees C
 - Power dissipation = 0.25 W per quarter model, in the form of a uniform heat flux at the die junction surface.
- Linear Thermal conduction analysis. *No convection or radiation* included in model.
- ~4K elements.

Material Properties Used for Analysis


Material	Thickness (mm)	K (W/m°C)
FR4	1.60000	2.5
Copper	0.07120	390
Solder (Sn63/Pb37 eutectic)	0.27000	50
Silicon	0.50000	133
NOTE: Values obtained from http://www.boulder.nist.gov/div853/lead%20free/part2.htm		

Model: Great Wall Semiconductor GWS8405P Part

Cross Section of FEA Model (at Drain Pad)




FEA Model



Temp Restraint

Detail



Heat flux
at Junction

Note:

$\frac{1}{4}$ symmetry used.


Solder balls use tetrahedral elements.

All other elements are either prisms or bricks.

General Result:

RESULTS: 1- B.C. 1,TEMPERATURE_1,LOAD SET 1
TEMPERATURE - MAG MIN: 2.50E+01 MAX: 5.98E+01

e:\memo\ideas_HSS_TEH\current\GWS8405P_thermal_rev0.mf1





Temperature drop is roughly 60% thru the solder ball and 40% thru the FR4 material


RESULTS: 1- B,C, 1,TEMPERATURE_1,LOAD SET 1
TEMPERATURE - MAG MIN: 2,50E+01 MAX: 3,91E+01

e:\memo\ideas_HS5_TEAH\current\GWS8405P_thermal_rev0,mf1

VALUE OPTION:ACTUAL



Detail




FR4: Not including Copper Plane



RESULTS: 1- B.C. 1,TEMPERATURE_1,LOAD SET 1
TEMPERATURE - MAG MIN: 2,52E+01 MAX: 3,94E+01

e:\memo\ideas_HS5_TEAH\current\GWS8405P_thermal_rev0.nf1

VALUE OPTION;ACTUAL



Detail





Copper Plane

RESULTS: 1- B.C. 1,TEMPERATURE_1,LOAD SET 1
TEMPERATURE - MAG MIN: 3,84E+01 MAX: 5,80E+01

e:\memo\ideas_MS5_TEAM\current\GWS8405P_thermal_rev0.mf1


Solder Ball:

Top side



Bottom Side

VALUE OPTION:ACTUAL




RESULTS: 1- B,C, 1,TEMPERATURE_1,LOAD SET 1
TEMPERATURE - MAG MIN: 5,74E+01 MAX: 5,98E+01


e:\memo\ideas_MS5_TEAM\current\GWS8405P_thermal_rev0.mf1

Silicon:

Top Side



NOTE: The difference between min and max temperatures is only 2.5°C.



Bottom Side

VALUE OPTION:ACTUAL



Summary of Results

Thermal Resistance calculations:

$$\theta = \frac{\Delta T}{\text{Power}}$$

Layer *	ΔT (°C)	Resistance (°C/W)
Junction to bottom of Ball (all four balls)	12.0000	12.0000
Ball to bottom of Copper Plane	0.0030	0.0030
Copper Plane to bottom of FR4	13.6300	13.6300
Total Junction to bottom of FR4	25.6330	25.6330

* temperatures are taken on the hottest spot in each layer and the node directly underneath it on the opposite side

