

Unclamped Inductive Switching (UIS) Test and Rating Methodology

Introduction

This application note will review the basic principles surrounding unclamped inductive switching (UIS). It will examine what it is, the typical UIS ratings reflected on data sheets and how designers can properly use them. The main purpose of this application note then is to supply designers with useful tools and information needed to appropriately deal with UIS related issues in their circuits.

The Need for Power MOSFET Avalanche Ruggedness

Power MOSFET's inherently have extremely fast switching speeds. As a result, designers often use them in high speed switching circuits which take advantage of this capability.

Using MOSFETs in high speed switching circuits can lead to device stress not normally encountered in slower switching circuits. In fact, switching speeds may be so fast that at device turn-off, small parasitic inductance in the circuit can lead to significant over voltage transients (Figure 1). This is due to the fact that when current through an inductor is abruptly turned off, the inductor's magnetic field will induce a counter electromagnetic force (EMF) resisting the change. If the resulting voltage transient is large enough, the MOSFET may be forced into drain-to-source avalanche, $V_{(BR)DSS}$.




Figure 1. Drain-to-Source Over Voltage Transient During Turn-Off

The peak over voltage transient during turn off can be determined by the following equation.

$$V_{spk} = L \cdot di/dt + VDD \quad (1)$$

where

V_{spk} = peak over voltage transient voltage

L = load inductance

di/dt = rate of change of current at turn-off

VDD = supply voltage

According to equation (1), the faster the switching speed and or the higher the load current the more likely a device is to experience an over voltage transient. Currents and switching speeds may be so high in some circuits that even low parasitic inductance may be enough to force devices into avalanche and possible device destruction.

Due to their inherently fast switching speeds, it is clear that power MOSFETs need to be designed and manufactured to insure that they have adequate avalanche ruggedness for today's high performance circuits.

Avalanche Ruggedness Test Method

The avalanche ruggedness of a device can be measured using a test circuit that performs an Unclamped Inductive Switching (UIS) function like the one shown in Figure 2. This type of circuit mimics the actual application where unclamped inductive loads are present. A device is considered rugged if it survives the test at the specified test conditions.




Figure 2. UIS Test Circuit

The operation of this test circuit is as follows:

1. At time zero, the input gate drive is turned on.
2. The MOSFET then switches on and I_D current rises to the desired test current at the rate defined by equation (2).

$$di/dt = VDD/L \quad (2)$$

3. Once the desired test current is reached, the gate drive is switched off which abruptly turns off the MOSFET. Since the inductive load current cannot change instantaneously, the EMF of the inductor drives the MOSFET into drain-to-source avalanche (Figure 3).




Figure 3. UIS Waveforms

The critical equations resulting from this UIS test circuit are listed below:

$$V_{(BR)eff} = 1.3 * \text{Rated } V_{(BR)DSS} \quad (3)$$

$$t(av) = (I_o * L) / (V_{(BR)eff} - VDD) \quad (4)$$

$$EAS = \frac{1}{2} * I_o * V_{(BR)eff} * t(av) \quad (5)$$

or,

$$EAS = \frac{1}{2} * L * I_o^2 * V_{(BR)eff} / (V_{(BR)eff} - VDD) \quad (6)$$

where,

$V_{(BR)eff}$ = effective drain-to-source breakdown voltage at peak discharge current. Note that $V_{(BR)eff}$ is much higher than the device's $V_{(BR)DSS}$ rating found on data sheets. This is because 1) device manufactures guard-band their specifications and 2) the UIS avalanche current is much higher than that specified for $V_{(BR)DSS}$ and $V_{(BR)DSS}$ increases with current and finally 3) the device heats up during UIS and $V_{(BR)DSS}$ increases with temperature. A value of $1.3 * V_{(BR)DSS}$ has been found to be a good rule of thumb for $V_{(BR)eff}$.

$t(av)$ = time in avalanche

EAS = energy in avalanche, single pulse

I_o = peak current being discharged

L = load inductance

VDD = supply voltage

Another commonly used test circuit for UIS is shown in Figure 4. Its advantage over the previously described test circuit is that it switches out the VDD supply during avalanche by use of a high speed switch (HSW).




Figure 4. Modified UIS Test Circuit

By switching out the supply voltage during device avalanche, two significant advantages are made available. First, the user can increase the VDD supply beyond the MOSFET's maximum rated V_{DS} . This speeds up the inductor's initial charge ramp time leading to overall faster test times as well as less device on-state time and therefore less self-heating of the device prior to avalanche. Secondly, the UIS test circuit calculations are simplified to the following:

$$t(av) = (I_o * L) / V_{(BR)eff} \quad (7)$$

$$EAS = \frac{1}{2} * L * I_o^2 \quad (8)$$

Both test circuits shown in Figure 3 and 4 are industry recognized test circuits for UIS. They conform to both JEDEC standard No. 24-5 and MIL-STD750D method 3470.2.

Due to the advantages noted, Great Wall Semiconductor uses the test circuit shown in Figure 4. However, actual application circuits used by designers do not usually switch out the VDD supply

during avalanche. Thus, the proper circuit equations to be used by designers are generally those resulting from the test circuit shown in Figure 3.




Figure 5. Modified UIS Test Circuit Waveforms

Data Sheet Avalanche Ratings

MOSFET manufacturers generally provide some form of UIS avalanche ratings on their data sheets to inform the customer of a device's capability to withstand inductively induced over voltage spikes. The UIS specifications supplied by Great Wall Semiconductor and covered in this application note are as follows:

- Energy in Avalanche, Single Pulse (EAS)
- Current in Avalanche, Single Pulse (IAS)
- EAS vs. Starting Junction Temperature
- Energy in Avalanche, Repetitive Pulse (EAR)

Single Pulse Avalanche Ratings

UIS ratings for MOSFET's originated in the mid 80's and have since taken the form of specifying the amount of energy or Joules a device can safely handle in avalanche resulting from an inductive load. The EAS (Energy in Avalanche, Single pulse) rating was developed and is now displayed on most manufacturers power MOSFET data sheets.

Many manufacturers specify EAS at the continuous current rating of the device. Since measured EAS capability of a MOSFET is inversely proportional to the avalanche current (Figure 6), the reasoning is that the continuous current rating of a device is considered the worst case condition. This would in fact be the case if designers always use the device at or below this value. The problem with this type of rating however is it may not be adequate for many of today's circuits.

In high performance circuits, designers routinely push devices to extreme conditions of both current and switching speed. For example, in order to achieve high currents in certain applications, designers will parallel MOSFET devices. The total switched current in this type of arrangement may be many times the continuous current rating of any one single device being paralleled. Having said that, it should be noted that MOSFET's connected in parallel do not equally share current when they are avalanched. This is different than when operating them in a conduction state. In avalanche, the device with the lowest breakdown voltage or with the faster switching time will go into avalanche first and sink most if not all of the total switched current. The resulting stress in avalanche for that particular device is therefore much higher than it would of experienced if it had been avalanched at the lower value of a continuous current rating.




Figure 6. Measured EAS Vs. IAS

To provide customers with a useable high current avalanche specification, Great Wall Semiconductor includes a high current IAS (current in avalanche, single pulse) rating on data sheets in the Absolute Maximum Rating table. The IAS value stated on the data sheet is much higher than the continuous current rating. It is the absolute highest current the device can safely handle in avalanche.

To aid the designer in determining a device's EAS or IAS capability over a range of avalanche conditions, Great Wall Semiconductor also includes an Avalanche Safe Operating Area (ASOA) curve on data sheets. This allows designers to know under a wide range of currents and inductances whether or not the device is exceeding its avalanche capability (Figure 7). The curve is constructed so as to insure that the device will never exceed its actual EAS

capability nor push the device beyond its known reliable and safe mode of operation. The safe area of operation is the area under the curve.




Figure 7: Avalanche Current Vs. Time

There are several ways a designer can use the ASOA curve.

- 1) The designer can directly measure the current and time in avalanche and compare it to the ASOA curve shown on the data sheet.
- 2) Based on known load inductance, VDD supply voltage and the current being switched, the designer can use equation (2) and solve for time in avalanche (dt). Then simply compare the IAS and Tav values to the ASOA curve provided on the device's data sheet to insure safe operation.
- 3) The designer can use IAS and Tav points from the ASOA curve line to calculate EAS vs IAS capability using equation (5).

EAS vs. Starting Junction Temperature

Another critical component to a complete UIS rating is the devices starting junction temperature. Actual EAS capability is inversely proportional to a devices starting junction temperature. Measured UIS device failure has been shown to generally occur when the devices silicon has reached its intrinsic temperature, typically around 380°C. During a UIS failure, some location on the silicon has reached this intrinsic temperature and a short occurs at that location which destroys the device. Since the power generated by UIS pulse raises the devices junction temperature, any starting junction temperature above 25°C will reduce its EAS capability.

Even though actual UIS failure occurs at a silicon temperature of roughly 380°C, the devices junction temperature should always be kept at or below its rated Tjmax as shown on the device's data sheet. This insures good long term reliability. To help the designer insure this, equation (9) is provided. This equation allows a designer to de-rate a devices EAS capability from starting junction temperatures of 25°C up to the devices rated Tjmax.

$$EAS(T_{jstart}) = EAS(25^{\circ}C) * [(T_{jmax} - T_{jstart}) / (T_{jmax} - 25^{\circ}C)]^2 \quad (9)$$

Using this equation, you will find that the devices EAS capability is de-rated to zero when the starting junction temperature reaches Tjmax. This is done to insure good reliability over time. Operating the device at higher junction temperatures may reduce the long term reliability of the device.

Energy in Avalanche, Repetitive Pulse (EAR)

Some power switching circuits are designed such that they avalanche the MOSFET repetitively. Device manufactures therefore need to be able to provide designers with a way to know if they are exceeding device capability and reliability in such cases or not. The industry term established for this capability is called Energy in Avalanche, Repetitive pulse (EAR).

The EAR capability of a MOSFET is basically a transient thermal parameter and can be calculated using the devices own Transient Thermal Response curve.




Figure 8. Transient Thermal Response Curve

A Transient Thermal Response curve like the one shown in Figure 8 is derived using rectangular

power pulses. A UIS power pulse however is not a rectangular power pulse, it is a triangular one (Figure 9). Therefore, this difference must be dealt with in order to properly use a Transient Thermal Response Curve for EAR calculations.




Figure 9. Power Pulse Conversion

The well established method to convert a triangular power pulse into to a rectangular one is as follows:

$$P(\text{rect}) = 0.7 * P_{\text{pk}} \quad (10)$$

$$pw(\text{rect}) = pw * 0.71 \quad (11)$$

where,

$P(\text{rect})$ = equivalent rectangular power

$pw(\text{rec})$ = equivalent rectangular pulse width

P_{pk} = peak triangular power

pw = triangular pulse width

The key to such a conversion is that the energy of the pulse in both the triangular and equivalent rectangular pulse is roughly the same.

With this understanding in mind, an EAR can be determined for the MOSFET at any pulse width and duty cycle such that the device does not exceed it's $T_{j\text{max}}$ as shown on the data sheet. The equation used to make this determination is given below

$$\text{EAR} = [(T_{j\text{max}} - T_x) / (r(t)_{\text{eff}} * R_{\text{thjx}})] * pw(\text{rect}) \quad (12)$$

where:

T_x = reference temperature (ie. ambient or ball)

$r(t)_{\text{eff}}$ = normalized transient thermal resistance at an equivalent rectangular pulse width of $pw * 0.71$

R_{thjx} = thermal resistance junction to reference point (ie. ambient or ball).

For example, under the following conditions what is the devices EAR capability?

Max T_j = 150°C
 Ambient Temp = 25°C
 $R_{\theta\text{JA}}$ = 45°C/W.
 P_w = 200uS
 DT = 20%.

The $r(t)_{\text{eff}}$ would be the $r(t)$ for a $pw(\text{rect})$ of 142us (200uS * 0.71) with a duty cycle of 20%. Using the Transient Thermal Response curve shown in Figure 8 for this example, $r(t)_{\text{eff}} = 0.2$

Therefore, the devices EAR capability under these conditions is:

$$\begin{aligned} \text{EAR} &= [(150^\circ\text{C} - 25^\circ\text{C}) / (0.2 * 45^\circ\text{C/W})] * 142\text{us} \\ &= 19.72\text{mJ} \end{aligned}$$

If by using equations 5 or 6 you find that the devices single pulse avalanche energy exceeds the calculated EAR capability, then the devices junction temperature during repetitive pulsing of this pulse will exceed $T_{j\text{max}}$ as shown on the data sheet and therefore device reliability cannot be guaranteed.

Conclusion

This application note has covered basic UIS principles and examined typical UIS ratings reflected on Great Wall Semiconductor data sheets. The necessary equations along with examples have been provided in order to show designers how to properly deal with UIS related issues in their circuits and to maintain good device reliability.

The following conditions must be satisfied in order to insure Great Wall Semiconductor devices are operated with-in their safe area for UIS.

1. The devices IAS rating must never be exceeded.
2. The MOSFET must never operate outside the bounds of the ASOA curve.
3. The devices rated $T_{j\text{max}}$ must never be exceeded.